Room temperature nanocrystalline silicon single-electron transistors by Tan, Y T, et al.
JOURNAL OF APPLIED PHYSICS VOLUME 94, NUMBER 1 1 JULY 2003Room temperature nanocrystalline silicon single-electron transistors
Y. T. Tan, T. Kamiya,a) Z. A. K. Durrani, and H. Ahmedb)
Microelectronics Research Centre, Cavendish Laboratory, University of Cambridge, Madingley Road,
Cambridge, CB3 0HE United Kingdom and CREST, Japan Science and Technology Corporation,
3-13-11 Shibuya, Tokyo 150-00032 Japan
~Received 13 February 2003; accepted 5 March 2003!
Single-electron transistors operating at room temperature have been fabricated in 20-nm-thick
nanocrystalline silicon thin films. These films contain crystalline silicon grains 4 – 8 nm in size,
embedded in an amorphous silicon matrix. Our single-electron transistor consists of a side-gated
20 nm320 nm point contact between source and drain electrodes. By selectively oxidizing the grain
boundaries using a low-temperature oxidation and high-temperature argon annealing process, we are
able to engineer tunnel barriers and increase the potential energy of these barriers. This forms a
‘‘natural’’ system of tunnel barriers consisting of silicon oxide tissues that encapsulate sub-10 nm
size grains, which are small enough to observe room-temperature single-electron charging effects.
The device characteristics are dominated by the grains at the point contact. The material growth and
device fabrication process are compatible with silicon technology, raising the possibility of
large-scale integrated nanoelectronic systems. © 2003 American Institute of Physics.
@DOI: 10.1063/1.1569994#I. INTRODUCTION
The development of materials such as nanocrystalline
silicon ~nc-Si!,1 consisting of crystalline silicon grains 10 nm
or less in size, has raised the possibility of a dramatic in-
crease in the functionality of the silicon chip. Recently, there
has been considerable interest in the optical properties of the
nanoscale grains, where light emission and amplification ef-
fects have been observed.2,3 The grains ‘‘naturally’’ form sili-
con quantum dots over the entire area of the nc-Si thin film
and it is possible that the electronic transport properties of
the film are dominated by quantum confinement and single-
electron charging effects,4 complementing the optical prop-
erties. Advanced quantum and single-electron devices may
be fabricated in these films without the need for lithographic
definition of quantum dots, opening a promising route for the
development of room-temperature nanoelectronics in large-
scale integrated ~LSI! systems.
One of the most promising devices for future nanoelec-
tronic LSI is the single-electron transistor ~SET!.5 In this
device, the single-electron charging effect is used to pre-
cisely control the charging of individual electrons on a con-
ducting island. Electrons are transferred to the island from
source and drain terminals by tunneling across potential bar-
riers. The charging of the island by a single-electron can be
controlled by a gate terminal. The SET has the advantages of
very low power consumption, better immunity from statisti-
cal charge fluctuation, and very high scalability compared to
conventional complementary metal–oxide–semiconductor
devices.
The practical application of SETs to LSI systems re-
quires room temperature operation and silicon process com-
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electron charging energy of the island, EC5e2/2C( (C( is
the total island capacitance and e is the elementary electronic
charge! must be large compared to the thermal energy
;kBT’26 meV (kB is Boltzmann’s constant and tempera-
ture T5300 K). Therefore, the value of the C( must be
;1 aF or less and in practice this implies that the charging
island must be ,10 nm in size.4 In addition, electrons must
be localized on the island, which requires a large tunnel bar-
rier resistance as compared to the quantum resistance RQ
;26 kV at the operating temperature. Thus far, there have
been only a few demonstrations of silicon SETs operating at
room temperature.6–9 In these devices, the islands are formed
either by discontinuous ultrathin polycrystalline silicon
~poly-Si! layers, or are defined in crystalline silicon-on-
insulator films using high-resolution lithography and con-
trolled oxidation.
In nc-Si, sub-10 nm size islands exist naturally over the
entire film area and do not require high-resolution litho-
graphic definition. In our earlier work10, we fabricated SETs
operating up to 60 K in heavily doped n-type nc-Si where the
grains were isolated by hydrogenated amorphous silicon
grain boundaries. In this material, the energy barrier at the
heterojunction between the amorphous silicon and the crys-
talline Si grains formed tunnel barriers up to 40 meV high.
However, while the grains were sufficiently small ~4 – 8
nm!, the barrier height and tunnel resistance were too low for
electron confinement at higher temperatures.
In this article we report the improvement of the tunnel-
ing barrier in nc-Si SETs by oxidizing the grains and grain
boundaries, which results in room temperature single-
electron charging effects.
II. FABRICATION
We begin with a 20-nm-thick hydrogenated nc-Si film
prepared by very high frequency ~100 MHz! low-© 2003 American Institute of Physics
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from a SiF4 :H2 :SiH4 gas mixture. The use of SiF4 increases
the crystalline volume fraction, determined by Raman spec-
troscopy to be ;70%. 10 The film was deposited at 300 °C
on a 150-nm-thick silicon dioxide layer grown thermally on
an n-type crystalline silicon substrate and doped in situ with
PH3 ~1% diluted with H2 and 2% PH3 in SiH4 . The room
temperature carrier concentration and electron mobility, esti-
mated by Hall effect measurements, were found to be 1
31020/cm3 and 0.7 cm2/V s, respectively. At this stage,
transmission electron microscopy ~TEM! and Raman spec-
troscopy indicated that the grains were typically 4 – 8 nm in
size, embedded in an amorphous silicon matrix.
Our SETs are defined in this ‘‘as-deposited’’ film using
electron-beam lithography with polymethyl methacrylate re-
sist and reactive-ion etching in a mixture of SiCl4 and CF4
gases. Figure 1 shows a schematic of a device. The device is
a 20 nm320 nm point contact defined between source and
drain electrodes, with in-plane gate electrodes on either side.
The point contact is isolated from the gates by reactive-ion
etching of the intervening nc-Si film down to the buried sili-
con dioxide layer.
After defining the SETs, a low-temperature oxidation/
high-temperature annealing process is used to oxidize the
grain boundaries. This process is performed after defining
the SETs in order to simultaneously passivate the surface
states in the device. We oxidize the SETs at a relatively low
temperature of 750 °C for 1 h. The devices are then annealed
at 1000 °C for 15 min.
III. RESULTS
Figure 1 shows a scanning electron micrograph of an
oxidized/annealed device, where the nanoscale silicon grains
are clearly visible. Microscopy of the SET before and after
the oxidation/annealing process did not show significant
change in the grain shape and size. Figure 2~a! shows a TEM
micrograph of the nc-Si film as-deposited, and the inset
shows a (111) lattice image of a grain approximately 8 nm in
size. Figure 2~b! shows a cross-sectional TEM micrograph of
the nc-Si film after the oxidation/annealing process. The
grains remain 4 – 8 nm in size but the film is reduced by
approximately 5 nm in thickness due to the formation of
FIG. 1. A schematic diagram and a scanning electron microscopy micro-
graph of the point-contact device. The channel is 20 nm wide and 20 nm
long. The gate-to-channel separation is 120 nm.Downloaded 08 Oct 2004 to 131.111.8.103. Redistribution subject tosurface oxide. The inset shows a (111) lattice image of a
grain approximately 6 nm in size. The grains are separated
by amorphous regions ;1 nm thick, which we postulate to
be silicon oxide layers formed by the oxidation/annealing
process ~to be discussed later!. It should be noted that encap-
sulation of the grains with the silicon oxide would prevent
any grain growth during annealing, which would otherwise
increase the SET island size and lower the operating tem-
perature.
nc-Si films created by silicon implantation in a silicon
dioxide matrix have been reported previously.3 However, the
silicon dioxide regions in these films can be comparatively
wide, which may reduce the film conductivity. In our films,
;1-nm -thick silicon oxide layers are grown by postdeposi-
tion thermal treatment of the film. The crystalline volume
fraction remains high and the formation of the silicon oxide
layers does not reduce the film conductivity dramatically.
Our film is also continuous, unlike the approximately 3-nm-
thick discontinuous polycrystalline silicon films used previ-
ously for room-temperature SETs.6 This implies that high
drain-source voltages are not required for device operation.
The nc-Si SETs were characterized electrically from 23
to 300 K. The source-drain current (Ids) was measured with
FIG. 2. ~a! Transmission-electron micrograph of the nc-Si film as-deposited.
The inset shows an atomic resolution image of a grain ;8 nm in size. ~b!
Cross-sectional transmission electron micrograph of the oxidized / annealed
nc-Si film. The film is 14 nm thick, less than the as-deposited film thickness
by 5 nm. The inset shows an atomic resolution image of a grain ;6 nm in
size. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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(Vgs) and single-electron effects were observed over the en-
tire temperature range. The device characteristics were stable
to repeated temperature cycling over a period of 2 weeks.
Figure 3~a! shows the Ids2Vds characteristics of a device at
77 K. At Vgs51 V a Coulomb gap of ;100 mV is observed,
periodically modulated as Vgs increases. Figure 3~b! shows
single-electron current oscillations in the Ids2Vgs character-
istics at 77 K. The oscillation period is 3 V. In these charac-
teristics, Vds increases from 250 to 50 mV in 5 mV steps.
We observe a single period oscillation, which may be asso-
ciated with a single dominant charging island. The increase
in the background current with gate voltage, similar to SETs
fabricated in crystalline silicon, may be explained by a
metal–oxide–semconductor field effect transistor-like field
effect.11 We note that while quantum confinement effects are
a strong possibility in nanocrystalline silicon materials, we
do not observe clear evidence of this in the temperature
range of our I2V characteristics.
Figure 4 shows the temperature dependence of the cur-
rent oscillations, which persist up to 300 K with an un-
changed period. However, there is a fall in the peak-valley
ratio as the temperature increases due to a thermally acti-
vated increase in the tunneling probability. There is a small
shift of ;0.4 V in the peak positions towards lower values of
Vgs as the temperature increases from 23 to 300 K. A zero-
bias nonlinearity corresponding to the Coulomb gap persists
in the corresponding Ids2Vds characteristics at 300 K. We
have fabricated devices in three independent processing runs
and observed similar behavior in all point contacts narrower
than 30 nm. We note that our devices are fabricated in the
laboratory and improvement of the characteristics may be
possible in a process-line environment.
IV. DISCUSSION
We can estimate the size-of the charging island from our
electrical characteristics.12 The Coulomb gap Vc52e/C(
;100 meV is obtained from Fig. 3~a!, implying a total island
capacitance C(53.2 aF. The island-gate capacitance Cg
5e/DVg50.05 aF, where DVg53 V is the current oscilla-
tion period obtained from Fig. 3~b!. The total island capaci-
tance C(52Ct1Cg , where Ct is the tunnel junction capaci-
tance between the source and the island or the drain and the
island. Here we assume equal tunnel capacitances as we do
not observe a Coulomb staircase. The relation implies that
Ct51.6 aF. We now assume a simple parallel plate capacitor
model for the intergrain capacitance, where the grains are
separated by a SiO2 grain boundary ;1 nm thick. The charg-
ing island size is then ;8 nm, in agreement with the grain
size observed in Fig. 2. These results support the idea that
the charging islands are the naturally formed nanocrystalline
silicon grains and the tunnel barriers are grain boundaries.
We note that although there may be 2–3 grains in a 20 nm
long point contact, our device characteristics are dominated
by a single grain. This is possible because not all grains have
tunnel barriers resistive enough for single-electron charging
effects at high temperatures. We have observed multiple cur-
rent oscillation periods in the Ids2Vgs characteristics in someDownloaded 08 Oct 2004 to 131.111.8.103. Redistribution subject todevices at 4.2 K and these may be associated with more than
one charging island, each with a different island-gate capaci-
tance.
The properties of the tunnel barriers are investigated us-
ing Arrhenius plots of the device conductivity as a function
of the inverse temperature. As it is difficult to extract the
barrier height from the slope of the Arrhenius plot if the
carrier transport is controlled by the tunnelling, we use a
wider point-contact in which the single-electron charging ef-
fects terminate at ;100 K. Figure 5 shows the conductivity
of a 40 nm wide point contact, outside the Coulomb gap. In
this comparatively wide point contact, parallel conduction
FIG. 3. ~a! Ids2Vds characteristics of device at 77 K. The Coulomb gap is
modulated by applied Vgs . Vds is swept from 2150 to 150 mV while Vgs is
swept from 1 to 8.8 V. Each curve is offset by 2 nA per 0.2 V step in Vgs for
clarity. ~b! Gate-bias sweep of device at 77 K with current oscillation period
of ;3 V. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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fects persist only up to 100 K. A transition is observed in the
gradient of the Arrhenius plots at this temperature. Below
100 K, the plots are almost independent of inverse tempera-
ture and this behavior can be associated with electron tun-
nelling through grain boundary potential barriers.13 Above
100 K, the conductivity of the device increases logarithmi-
cally with inverse temperature due to thermally activated car-
rier transport over the potential barriers. Here, the gradient of
the plot would correspond to the highest potential barrier
along the carrier transport path. A potential barrier height of
FIG. 4. Temperature dependence of ~a! Ids2Vds characteristics. Vds is biased
at 20 mV and Vgs is swept from 0 to 9 V. ~b! Temperature dependence of
current oscillations. Vds is swept from 2150 to 150 mV and Vgs is biased at
2 V. The first plot is obtained at 23 K and the next plot is measured at 50 K.
Subsequent plots are measured at 25 K intervals.Downloaded 08 Oct 2004 to 131.111.8.103. Redistribution subject to173 meV can be extracted from this gradient. We may com-
pare this value to our earlier work on SETs in as-deposited
nc-Si films,10 where we observed a maximum barrier height
of 40 meV. The increase in the barrier height in oxidized/
annealed SETs may be associated with the formation of ox-
ide layers at the grain boundaries. We note that in crystalline
silicon SETs formed by oxidized nanowires,14 it is believed
that the reduced width of the silicon nanowire region can
produce potential barriers, while compressive stress at the
Si2SiO2 interface can reduce the band gap, lowering the
bottom of the conduction band and producing a potential
well which forms the charging island. In our system, grain-
boundary potential barriers exist already, and it is difficult to
ascertain the additional influence of stress associated with
our oxidation and annealing process.
Oxygen incorporation in the oxidized/annealed nc-Si
film can be investigated by an oxygen depth profile measured
by using secondary ion mass spectroscopy ~SIMS! ~Fig. 6!. It
is known that simple oxygen diffusion can be explained with
a single complementary error function or Gaussian function
depending on the boundary conditions.15 However, the oxy-
gen concentration profile shows a gradient change at a depth
of ;10 nm, suggesting that there is more than one oxygen
diffusion path. Since the amorphous silicon grain boundaries
in the nc-Si film are less dense compared to the crystalline
silicon grains, oxygen atoms may diffuse faster in these grain
boundaries16,17 and the oxygen profile in the deep region may
then be associated with grain boundary diffusion.
The oxygen content due to diffusion from the top sur-
face, x in SiOx , in a 20-nm-thick film is only 5%, which is
too low for the formation of a good tunnel barrier. However,
the oxidation also occurs from the two sidewalls of the nar-
row point contact. If we assume that the point contact is 30
nm wide and that the amorphous silicon layers ~30% in vol-
ume fraction! are oxidized selectively, then the value of x in
the oxidized phase is estimated to be 0.67. This implies that
FIG. 5. Arrhenius plot of device at Vds52140 mV. EA is the activation
energy. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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boundaries.18
We have also observed in a study using poly-Si point-
contact devices that simple oxidation at 750 °C, i.e., without
the postannealing, does not change the electrical characteris-
tics significantly but that postannealing at 1000 °C in an Ar
ambient increases the potential barrier height and the tunnel
resistance.18,19 It is known that thermal annealing of silicon
suboxide induces phase separation into silicon and silicon
dioxide, e.g., the process has been utilized to form nanocrys-
talline grains20 or to fabricate ‘‘separation by implanted oxy-
gen’’ substrates.21 It is also reported that thermal annealing
converts a partially oxidized Si2SinO42n (n,4) tetrahedral
structure to Si2O4 tetrahedral structure, confirmed by x-ray
photoelectron spectroscopy.22 On the other hand, there re-
main silicon rich phases (Si2SinO42n) after the thermal an-
nealing at 1000 °C.
In our oxidized/annealed devices, the thermal annealing
of the nc-Si film in an argon ambient at 1000 °C may form a
more stable Si2O4 tetrahedral structure locally at the atomic
scale. This structure may have a large energy gap similar to
the band gap of SiO2 . It also forms silicon or silicon-rich
layers in the grain boundaries simultaneously. Such phase
separation leads to the formation of parallel carrier transport
paths at the grain boundary tunnel barrier. We speculate that
the silicon/silicon-rich layers have energy gaps as low as the
band gap of silicon, however, the electronic structure of these
regions would be affected by the formation of the local Si
2O4 tetrahedral structure via the Coulomb potential caused
by Si41 and O22 ions. These would increase the potential
barriers around the silicon/silicon-rich regions. As we esti-
mated the tunnel barrier height from the device conductance,
this value reflects the minimum barrier height in the parallel
paths through the tunnel barriers.
We believe that the tunnel barriers are made of silicon
suboxide and the comparatively low device conductance
originates from thin and low tunnel barriers. We have found
FIG. 6. SIMS oxygen depth profile for the oxidized/annealed nc-Si film.Downloaded 08 Oct 2004 to 131.111.8.103. Redistribution subject tothat both low-temperature oxidation and high-temperature
annealing are essential for room-temperature operation of
our nc-Si SETs.
V. CONCLUSION
This work demonstrates the operation of a nanoscale
electronic device fabricated in nc-Si films. These films can
be tailored chemically to obtain a sub-10 nm grain size along
with a high crystalline volume fraction by choosing the
proper chemistry in a plasma-enhanced chemical vapor
deposition process. We have developed a low-temperature
oxidation/high-temperature annealing process to selectively
oxidize the grain boundaries and engineer tunnel barriers be-
tween the grains. We fabricate room-temperature SETs in the
film, where the charging islands are formed naturally by the
nanoscale grains. The devices are compatible with conven-
tional silicon process technology, opening a possible route
for nanoelectronics in LSI systems.
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